An alternating-bias random telegraph signal (RTS) characterization technique is presented, which shortens measurement time by 10x and also produces more accurate statistical distributions of RTS amplitudes. Measurements of RTS amplitudes in 45nm SRAM transistor I ds and cell write margin are reported and used to demonstrate a complex dependence of write margin on RTS in multiple transistors. Fail bit rate of SRAM with RTS is estimated using a statistical model populated by I write measurements. Statistical analysis indicates a V min degradation of less than 50 mV due to RTS.
INTRODUCTION
Large temporal fluctuations of threshold voltage (V th ) in highly scaled CMOS transistors have been reported and attributed to random telegraph signals (RTS) [1, 2] . This paper presents a measurement technique for sampling worst-case V th variation due to RTS. This technique is used to characterize RTS amplitude distributions in SRAM transistors of the 45nm technology. A padded-out SRAM cell array is utilized to extract RTS-induced fluctuations in SRAM write margin as well as to identify the transistors that contribute the most to write-margin fluctuation. Finally, a numerical method is developed to estimate V min degradation for write operation in large SRAM arrays. This method is validated using V min measurement data for a 64kb SRAM array.
EXPERIMENTAL SETUP
A 6T SRAM testchip is fabricated in an industrial 45nm CMOS process with 0.252μm 2 bit-cells. The testchip contains four 64kb SRAM arrays as well as a macro with internal nodes of 160 cells padded out through a switch network ( Fig. 1) [3] . Source-meters are used to access these internal nodes using precision 4-terminal Kelvin sensing methods to accurately set voltages at all nodes. RTS measurements are conducted at a sampling rate of 60 Hz. The SRAM array is used for measuring V min while the SRAM macro is used for measuring I ds and I write .
ALTERNATING-BIAS RTS MEASUREMENT TECHNIQUE
RTS amplitude measurements are conventionally [1, 2] performed by measuring the drain current (I ds ) of the transistor under a constant gate bias. Long measurement periods are required to observe RTS-related fluctuations caused by deep traps with long time constants. This makes it prohibitive to analyze a large population of transistors, to obtain statistics necessary for estimation of the properties of large SRAM arrays. A measurement technique is therefore introduced to accelerate the oxide trapping and de-trapping processes by
Large SRAM Array pulsing the gate bias to a high stress voltage (V stress ) prior to sampling the current, and subsequently to a negative voltage (V accumulation ) prior to sampling the current (Fig. 2) . Gate biases of V stress and V accumulation force trapping and detrapping of the oxide trap. The trap remains occupied/empty even though stress voltage is removed because instantaneous trap occupancy converges to a new steady-state value as a decaying exponential [4] . Fig. 3 transistors exhibit slightly larger RTS amplitudes compared to the pass-gate transistors even though the larger effective area transistor should have a smaller fluctuation (Eqn. 1) [5] . A similar trend is also reported in [1] . This discrepancy is partially due to a 6% higher mobility in the pass-gate devices compared to the pull-down devices.
IMPACT OF RTS ON SRAM WRITE MARGIN
The I write metric, derived from write N-curves [6] is used to characterize write margin fluctuation of the SRAM cells caused by RTS (Fig. 7-8 ). An SRAM cell requires a positive I write to be writeable. This current-based metric is favored over voltage-based metrics, such as wordline and bitline write metrics [3] , because the measured margin fluctuations can be easily correlated with drain current fluctuations observed in the transistors. Fig. 9 plots the RTS in I write and its constituents, measured from one cell. Although PU5 contributes a small amount to the N-curve current, its RTS is reflected in I write because RTS amplitudes are much larger for the PMOS transistors than for the NMOS transistors (Fig. 6) . Fig. 10 plots the statistical distributions of nominal I write and RTS at two operating voltages. Worst-case fluctuations in I write are extracted by applying stress voltages to the pass-gate and pull-up transistors before measurement. These results indicate that RTS in SRAM write margin is dependent on both bias and RTS in multiple transistors, and requires a more accurate model than fixed shifts in V th [2] or single transistor RTS [7] .
FAIL BIT RATE (FBR) ESTIMATION
A statistical model of SRAM write failure is developed in order to estimate the impact of RTS on write margin in large arrays. Measured nominal I write data is fitted to a normal distribution while RTS fluctuation data is fitted to a hybrid distribution (Fig. 11) . This hybrid distribution allows accurate modeling of both the bulk and tail of the distribution. The joint probability density function (PDF) of these two distributions is obtained through numerical analysis (Fig. 12-13 of the SRAM is calculated by integrating the joint PDF up to the boundary defined by the probability corresponding to the MPFP.
Figs. 13 and 14 plot the joint PDFs, estimated based on measured I write at nominal and low operating voltages. The MPFP of both operating conditions occurs within the same region, characterized by low nominal I write and small RTS 
CONCLUSION
Statistical analysis confirmed by measurements indicates that V min degradation due to RTS is less than 50 mV, even in the presence of large RTS fluctuations. Furthermore, degradation due to RTS becomes less significant in larger SRAM arrays. To demonstrate this, a measurement technique to accelerate RTS testing is presented. Measurements of worstcase RTS amplitudes in 45nm SRAM transistor I ds and cell I write show the complex dependence of write margin on RTS in multiple transistors. V min degradation is numerically estimated based on the joint distribution of nominal I write and RTS amplitude and shows good agreement with experimental data.
